

## Base Integer Instructions (32|64|128)

## RV Privileged Instructions (32|64|128)

## 3 Optional FP Extensions: RV32{F|D|Q}

## Optional Compressed Instructions: RVC


| Category               | Name                   | Fmt | RV{32 64 128}I Base      |
|------------------------|------------------------|-----|--------------------------|
| <b>Loads</b>           | Load Byte              | I   | LB rd,rs1,imm            |
|                        | Load Halfword          | I   | LH rd,rs1,imm            |
|                        | Load Word              | I   | L{W D Q} rd,rs1,imm      |
|                        | Load Byte Unsigned     | I   | LBU rd,rs1,imm           |
|                        | Load Half Unsigned     | I   | L{H W D}U rd,rs1,imm     |
| <b>Stores</b>          | Store Byte             | S   | SB rs1,rs2,imm           |
|                        | Store Halfword         | S   | SH rs1,rs2,imm           |
|                        | Store Word             | S   | S{W D Q} rs1,rs2,imm     |
| <b>Shifts</b>          | Shift Left             | R   | SLL{  W D} rd,rs1,rs2    |
|                        | Shift Left Immediate   | I   | SLLI{  W D} rd,rs1,shamt |
|                        | Shift Right            | R   | SRL{  W D} rd,rs1,rs2    |
|                        | Shift Right Immediate  | I   | SRLI{  W D} rd,rs1,shamt |
|                        | Shift Right Arithmetic | R   | SRA{  W D} rd,rs1,rs2    |
|                        | Shift Right Arith Imm  | I   | SRAI{  W D} rd,rs1,shamt |
| <b>Arithmetic</b>      | ADD                    | R   | ADD{  W D} rd,rs1,rs2    |
|                        | ADD Immediate          | I   | ADDI{  W D} rd,rs1,imm   |
|                        | SUBtract               | R   | SUB{  W D} rd,rs1,rs2    |
|                        | Load Upper Imm         | U   | LUI rd,imm               |
|                        | Add Upper Imm to PC    | U   | AUIPC rd,imm             |
| <b>Logical</b>         | XOR                    | R   | XOR rd,rs1,rs2           |
|                        | XOR Immediate          | I   | XORI rd,rs1,imm          |
|                        | OR                     | R   | OR rd,rs1,rs2            |
|                        | OR Immediate           | I   | ORI rd,rs1,imm           |
|                        | AND                    | R   | AND rd,rs1,rs2           |
|                        | AND Immediate          | I   | ANDI rd,rs1,imm          |
| <b>Compare</b>         | Set <                  | R   | SLT rd,rs1,rs2           |
|                        | Set < Immediate        | I   | SLTI rd,rs1,imm          |
|                        | Set < Unsigned         | R   | SLTU rd,rs1,rs2          |
|                        | Set < Imm Unsigned     | I   | SLTIU rd,rs1,imm         |
| <b>Branches</b>        | Branch =               | SB  | BEQ rs1,rs2,imm          |
|                        | Branch ≠               | SB  | BNE rs1,rs2,imm          |
|                        | Branch <               | SB  | BLT rs1,rs2,imm          |
|                        | Branch ≥               | SB  | BGE rs1,rs2,imm          |
|                        | Branch < Unsigned      | SB  | BLTU rs1,rs2,imm         |
|                        | Branch ≥ Unsigned      | SB  | BGEU rs1,rs2,imm         |
| <b>Jump &amp; Link</b> | J&L                    | UJ  | JAL rd,imm               |
|                        | Jump & Link Register   | I   | JALR rd,rs1,imm          |
| <b>Synch</b>           | Synch thread           | I   | FENCE                    |
|                        | Synch Instr & Data     | I   | FENCE.I                  |
| <b>System</b>          | System CALL            | I   | SCALL                    |
|                        | System BREAK           | I   | SBREAK                   |
| <b>Counters</b>        | ReaD CYCLE             | I   | RDCYCLE rd               |
|                        | ReaD CYCLE upper Half  | I   | RDCYCLEH rd              |
|                        | ReaD TIME              | I   | RDTIME rd                |
|                        | ReaD TIME upper Half   | I   | RDTIMEH rd               |
|                        | ReaD INSTR RETired     | I   | RDINSTRET rd             |
|                        | ReaD INSTR upper Half  | I   | RDINSTRETH rd            |

| Category             | Name                          | Fmt | RV mnemonic       |
|----------------------|-------------------------------|-----|-------------------|
| <b>CSR Access</b>    | Atomic R/W                    | R   | CSRW rd,csr,rs1   |
|                      | Atomic Read & Set Bit         | R   | CSRRS rd,csr,rs1  |
|                      | Atomic Read & Clear Bit       | R   | CSRRC rd,csr,rs1  |
|                      | Atomic R/W Imm                | R   | CSRWI rd,csr,imm  |
|                      | Atomic Read & Set Bit Imm     | R   | CSRRSI rd,csr,imm |
|                      | Atomic Read & Clear Bit Imm   | R   | CSRRCI rd,csr,imm |
| <b>Change Level</b>  | Env. Call                     | R   | ECALL             |
|                      | Environment Breakpoint        | R   | EBREAK            |
|                      | Environment Return            | R   | ERET              |
| <b>Trap Redirect</b> | to Supervisor                 | R   | MRTS              |
|                      | Redirect Trap to Hypervisor   | R   | MRTH              |
|                      | Hypervisor Trap to Supervisor | R   | HRTS              |
| <b>Interrupt</b>     | Wait for Interrupt            | R   | WFI               |
| <b>MMU</b>           | Supervisor FENCE              | R   | SFENCE.VM rs1     |

| Optional Multiply-Divide Extension: RV32M |                         |        |                        |
|---|-------------------------|--------|------------------------|
| Category                                  | Name                    | Fmt    | RV32M (Mult-Div)       |
| <b>Multiply</b>                           | MULTiply                | R      | MUL{  W D} rd,rs1,rs2  |
|   | MULTiply upper Half     | R      | MULH rd,rs1,rs2        |
|   | MULTiply Half Sign/Uns  | R      | MULHSU rd,rs1,rs2      |
|   | MULTiply upper Half Uns | R      | MULHU rd,rs1,rs2       |
|   | <b>Divide</b>           | DIVide | R                      |
|   | DIVide Unsigned         | R      | DIVU rd,rs1,rs2        |
| <b>Remainder</b>                          | REMAinder               | R      | REM{  W D} rd,rs1,rs2  |
|   | REMAinder Unsigned      | R      | REMU{  W D} rd,rs1,rs2 |

| Optional Atomic Instruction Extension: RVA |                  |     |                            |                           |
|--|------------------|-----|----------------------------|---------------------------|
| Category                                   | Name             | Fmt | RV{32 64 128}A (Atomic)    |                           |
| <b>Load</b>                                | Load Reserved    | R   | LR.{W D Q} rd,rs1          |                           |
| <b>Store</b>                               | Store Conditiona | R   | SC.{W D Q} rd,rs1,rs2      |                           |
| <b>Swap</b>                                | SWAP             | R   | AMOSWAP.{W D Q} rd,rs1,rs2 |                           |
| <b>Add</b>                                 | ADD              | R   | AMOADD.{W D Q} rd,rs1,rs2  |                           |
|  | <b>Logical</b>   | XOR | R                          | AMOXOR.{W D Q} rd,rs1,rs2 |
|  |                  | AND | R                          | AMOAND.{W D Q} rd,rs1,rs2 |
|  |                  | OR  | R                          | AMOOR.{W D Q} rd,rs1,rs2  |
| <b>Min/Max</b>                             | MINimum          | R   | AMOMIN.{W D Q} rd,rs1,rs2  |                           |
|  | MAXimum          | R   | AMOMAX.{W D Q} rd,rs1,rs2  |                           |
|  | MINimum Unsigned | R   | AMOMINU.{W D Q} rd,rs1,rs2 |                           |
|  | MAXimum Unsigned | R   | AMOMAXU.{W D Q} rd,rs1,rs2 |                           |

### 16-bit (RVC) and 32-bit Instruction Formats



| Category             | Name                       | Fmt             | RV{F D Q} (HP/SP,DP,QP)       |
|----------------------|----------------------------|-----------------|-------------------------------|
| <b>Load</b>          | Load                       | I               | FL{W,D,Q} rd,rs1,imm          |
|                      | <b>Store</b>               | Store           | S FS{W,D,Q} rs1,rs2,imm       |
| <b>Arithmetic</b>    | ADD                        | R               | FADD.{S D Q} rd,rs1,rs2       |
|                      | SUBtract                   | R               | FSUB.{S D Q} rd,rs1,rs2       |
|                      | MULTiply                   | R               | FMUL.{S D Q} rd,rs1,rs2       |
|                      | DIVide                     | R               | FDIV.{S D Q} rd,rs1,rs2       |
|                      | SQUare RooT                | R               | FSQRT.{S D Q} rd,rs1          |
| <b>Mul-Add</b>       | Multiply-ADD               | R               | FMADD.{S D Q} rd,rs1,rs2,rs3  |
|                      | Multiply-SUBtract          | R               | FMSUB.{S D Q} rd,rs1,rs2,rs3  |
|                      | Negative Multiply-SUBtract | R               | FMNSUB.{S D Q} rd,rs1,rs2,rs3 |
| <b>Sign Inject</b>   | SiGN source                | R               | FSGNJ.{S D Q} rd,rs1,rs2      |
|                      | Negative SiGN source       | R               | FSGNJN.{S D Q} rd,rs1,rs2     |
|                      | Xor SiGN source            | R               | FSGNJX.{S D Q} rd,rs1,rs2     |
| <b>Min/Max</b>       | MINimum                    | R               | FMIN.{S D Q} rd,rs1,rs2       |
|                      | MAXimum                    | R               | FMAX.{S D Q} rd,rs1,rs2       |
| <b>Compare</b>       | Compare Float =            | R               | FEQ.{S D Q} rd,rs1,rs2        |
|                      | Compare Float <            | R               | FLT.{S D Q} rd,rs1,rs2        |
|                      | Compare Float ≤            | R               | FLE.{S D Q} rd,rs1,rs2        |
| <b>Categorize</b>    | Classify Type              | R               | FCLASS.{S D Q} rd,rs1         |
| <b>Move</b>          | Move from Integer          | R               | FMV.S.X rd,rs1                |
|                      | Move to Integer            | R               | FMV.X.S rd,rs1                |
| <b>Convert</b>       | Convert from Int           | R               | FCVT.{S D Q}.W rd,rs1         |
|                      | Convert from Int Unsigned  | R               | FCVT.{S D Q}.WU rd,rs1        |
|                      | Convert to Int             | R               | FCVT.W.{S D Q} rd,rs1         |
|                      | Convert to Int Unsigned    | R               | FCVT.WU.{S D Q} rd,rs1        |
| <b>Configuration</b> | Read Stat                  | R               | FRCSR rd                      |
|                      | Read Rounding Mode         | R               | FRRM rd                       |
|                      | Read Flags                 | R               | FRFLAGS rd                    |
|                      | Swap Status Reg            | R               | FSCSR rd,rs1                  |
|                      | Swap Rounding Mode         | R               | FSRM rd,rs1                   |
|                      | Swap Flags                 | R               | FSFLAGS rd,rs1                |
|                      | Swap Rounding Mode Imm     | I               | FSRMI rd,imm                  |
| Swap Flags Imm       | I                          | FSFLAGSI rd,imm |                               |

| 3 Optional FP Extensions: RV{64 128}{F D Q} |                           |     |                           |
|---|---------------------------|-----|---------------------------|
| Category                                    | Name                      | Fmt | RV{F D Q} (HP/SP,DP,QP)   |
| <b>Move</b>                                 | Move from Integer         | R   | FMV.{D Q}.X rd,rs1        |
|   | Move to Integer           | R   | FMV.X.{D Q} rd,rs1        |
| <b>Convert</b>                              | Convert from Int          | R   | FCVT.{S D Q}.L{T} rd,rs1  |
|   | Convert from Int Unsigned | R   | FCVT.{S D Q}.L{T}U rd,rs1 |
|   | Convert to Int            | R   | FCVT.L{T}.S{D Q} rd,rs1   |
|   | Convert to Int Unsigned   | R   | FCVT.L{T}U.S{D Q} rd,rs1  |

| Category               | Name                  | Fmt | RVC                |
|------------------------|-----------------------|-----|--------------------|
| <b>Loads</b>           | Load Word             | CL  | C.LW rd',rs1',imm  |
|                        | Load Word SP          | CI  | C.LWSP rd,imm      |
|                        | Load Double           | CL  | C.LD rd',rs1',imm  |
|                        | Load Double SP        | CI  | C.LWSP rd,imm      |
|                        | Load Quad             | CL  | C.LQ rd',rs1',imm  |
|                        | Load Quad SP          | CI  | C.LQSP rd,imm      |
|                        | Load Byte Unsigned    | CL  | C.LBU rd',rs1',imm |
|                        | Float Load Word       | CL  | C.FLW rd',rs1',imm |
|                        | Float Load Double     | CL  | C.FLD rd',rs1',imm |
|                        | Float Load Word SP    | CI  | C.FLWSP rd,imm     |
| <b>Stores</b>          | Store Word            | CS  | C.SW rs1',rs2',imm |
|                        | Store Word SP         | CSS | C.SWSP rs2,imm     |
|                        | Store Double          | CS  | C.SD rs1',rs2',imm |
|                        | Store Double SP       | CSS | C.SDSP rs2,imm     |
|                        | Store Quad            | CS  | C.SQ rs1',rs2',imm |
|                        | Store Quad SP         | CSS | C.SQSP rs2,imm     |
|                        | Float Store Word      | CSS | C.FSW rd',rs1',imm |
|                        | Float Store Double    | CSS | C.FSD rd',rs1',imm |
|                        | Float Store Word SP   | CSS | C.FSWSP rd,imm     |
|                        | Float Store Double SP | CSS | C.FSDSP rd,imm     |
| <b>Arithmetic</b>      | ADD                   | CR  | C.ADD rd,rs1       |
|                        | ADD Word              | CR  | C.ADDW rd',rs2'    |
|                        | ADD Immediate         | CI  | C.ADDI rd,imm      |
|                        | ADD Word Imm          | CI  | C.ADDIW rd,imm     |
|                        | ADD SP Imm * 16       | CI  | C.ADDI16SP x0,imm  |
|                        | ADD SP Imm * 4        | CIW | C.ADDI4SPN rd',imm |
| <b>Logical</b>         | Load Immediate        | CI  | C.LI rd,imm        |
|                        | Load Upper Imm        | CI  | C.LUI rd,imm       |
|                        | MoVe                  | CR  | C.MV rd,rs1        |
|                        | SUB                   | CR  | C.SUB rd',rs2'     |
|                        | SUB Word              | CR  | C.SUBW rd',rs2'    |
|                        | XOR                   | CS  | C.XOR rd',rs2'     |
| <b>Shifts</b>          | OR                    | CS  | C.OR rd',rs2'      |
|                        | AND                   | CS  | C.AND rd',rs2'     |
|                        | AND Immediate         | CB  | C.ANDI rd',rs2'    |
|                        | Shift Left Imm        | CI  | C.SLLI rd,imm      |
|                        | Shift Right Immediate | CB  | C.SRLI rd',imm     |
|                        | Shift Right Arith Imm | CB  | C.SRAI rd',imm     |
| <b>Branches</b>        | Branch=0              | CB  | C.BEQZ rs1',imm    |
|                        | Branch≠0              | CB  | C.BNEZ rs1',imm    |
| <b>Jump</b>            | Jump                  | CJ  | C.J imm            |
|                        | Jump Register         | CR  | C.JR rd,rs1        |
| <b>Jump &amp; Link</b> | J&L                   | CJ  | C.JAL imm          |
|                        | Jump & Link Register  | CR  | C.JALR rs1         |
| <b>System</b>          | Env. BREAK            | CI  | C.EBREAK           |

